

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/732,002	12/09/2003	Shiva Aditham	5038-311	5864
MARGER JOH	7590 04/09/200 INSON & MCCOLLO	M, P.C.	EXAMINER	
	USON STREET, SUIT	`E 400	BONURA, TIMOTHY M	
PORTLAND, OR 97204			ART UNIT	PAPER NUMBER
			2114	
SHORTENED STATUTOR	Y PERIOD OF RESPONSE	MAIL DATE	DELIVERY MODE	
3 MONTHS		04/09/2007	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

		Application No.	Applicant(s)	
Office Action Summary		10/732,002	ADITHAM, SHIVA	
		Examiner	Art Unit	
		Tim Bonura	2114	
Period for	The MAILING DATE of this communication app	ears on the cover sheet with the c	orrespondence address	
A SHC WHICH - Extens after S - If NO p - Failure Any re	PRTENED STATUTORY PERIOD FOR REPLY HEVER IS LONGER, FROM THE MAILING DA sions of time may be available under the provisions of 37 CFR 1.13 IX (6) MONTHS from the mailing date of this communication. Deeriod for reply is specified above, the maximum statutory period we to reply within the set or extended period for reply will, by statute, ply received by the Office later than three months after the mailing of patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tirr rill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).	
Status				
2a) ☐ 3 3) ☐ 3	Responsive to communication(s) filed on $09 De$ This action is FINAL . 2b) This Since this application is in condition for allowant closed in accordance with the practice under E	action is non-final. nce except for formal matters, pro		
Dispositio	on of Claims			
5)	Claim(s) 1-24 is/are pending in the application. (a) Of the above claim(s) is/are withdraw Claim(s) is/are allowed. Claim(s) 1-24 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/or	vn from consideration.		
Application Papers				
10)⊠ T	The specification is objected to by the Examine The drawing(s) filed on <u>09 December 2003</u> is/an Applicant may not request that any objection to the Capplacement drawing sheet(s) including the correction to the oath or declaration is objected to by the Examine 1.	re: a)⊠ accepted or b)⊡ object drawing(s) be held in abeyance. See ion is required if the drawing(s) is ob	e 37 CFR 1.85(a). jected to. See 37 CFR 1.121(d).	
Priority ur	nder 35 U.S.C. § 119			
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 				
2) Notice 3) Inform	of References Cited (PTO-892) of Draftsperson's Patent Drawing Review (PTO-948) ation Disclosure Statement(s) (PTO/SB/08) No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:	ate	

Art Unit: 2114

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 2. Claims 1-24 are rejected under 35 U.S.C. 102(e) as being anticipated by Litt, U.S. Patent Number 7,051,239.
- 3. Regarding claim 1:
 - a. Regarding the limitation of "intercepting data packets," Litt discloses a system that can receive enable signals. (Lines 29-31 of Column 10).
 - b. Regarding the limitation of "creating error conditions responsive to the intercepting; transmitting the error conditions" Litt discloses a system that can test a process over bus lines with an OCLA used to test data on a cache over a bus. (Lines 28-38 of Column 8).
 - c. Regarding the limitation of "monitoring a response to the error conditions," Litt discloses a system with a monitor of the results of the test data from the OCLA to the device under test. (Lines 45-55 of Column 8).
- 4. Regarding claim 2, Litt discloses a system with ability to test bus routing of data from the OCLA to the cache. (Lines 40-56 of Column 11).
- 5. Regarding claim 3, Litt discloses a system wherein an OCLA tests memory address problems by having faulty address call. (Lines 5-24 of Column 12).

Application/Control Number: 10/732,002

Art Unit: 2114

6. Regarding claim 4, Litt discloses a system wherein data is sent to an OCLA and receiving data and filtering it so it can be used in the debug mode. (Lines 36-45 of Column 8).

Page 3

- 7. Regarding claim 5, Litt discloses a system wherein data is sent from an OCLA and receiving data, filtering it, and using it to determine operational status of the system. (Lines 45-55 of Column 8).
- 8. Regarding claim 6, Litt discloses a system in which the results from the monitoring are used to determine the operational function of the processor. (Lines 51-54 of Column 4).
- 9. Regarding claim 7:
 - d. Regarding the limitation of "intercepting data packets," Litt discloses a system that can receive enable signals. (Lines 29-31 of Column 10).
 - e. Regarding the limitation of "creating error conditions responsive to the intercepting; transmitting the error conditions" Litt discloses a system that can test a process over bus lines with an OCLA used to test data on a cache over a bus. (Lines 28-38 of Column 8).
 - f. Regarding the limitation of "monitoring a response to the error conditions," Litt discloses a system with a monitor of the results of the test data from the OCLA to the device under test. (Lines 45-55 of Column 8).
- 10. Regarding claim 8, Litt discloses a system with ability to test bus routing of data from the OCLA to the cache. (Lines 40-56 of Column 11).
- 11. Regarding claim 9, Litt discloses a system wherein an OCLA tests memory address problems by having faulty address call. (Lines 5-24 of Column 12).
- 12. Regarding claim 10, Litt discloses a system wherein data is sent to an OCLA and receiving data and filtering it so it can be used in the debug mode. (Lines 36-45 of Column 8).

Art Unit: 2114

13. Regarding claim 11, Litt discloses a system wherein data is sent from an OCLA and receiving data, filtering it, and using it to determine operational status of the system. (Lines 45-55 of Column 8).

- 14. Regarding claim 12, Litt discloses a system in which the results from the monitoring are used to determine the operational function of the processor. (Lines 51-54 of Column 4).
- 15. Regarding claim 13:
 - g. Regarding the limitation of "a processor," Litt discloses a processor core. (Lines 18-20 of Column 4).
 - h. Regarding the limitation of "a plurality of end points," Litt discloses a plurality of cache sets. (Lines 18-20 of Column 4).
 - i. Regarding the limitation of "a bridge capable of facilitating communication between the processor and the plurality of end points; a switch capable of switching between the plurality of endpoints," Litt discloses a system with an OCLA that can communicate between the CPU cores and the cache. (Lines 33-36 of Column 7 and Lines 3-6 of Column 8). The OCLA can store data in any of the cache sets under test. (Lines 12-15 of Column 5).
 - j. Regarding the limitation of "intercepting data packets," Litt discloses a system that can receive enable signals. (Lines 29-31 of Column 10).
 - k. Regarding the limitation of "creating error conditions responsive to the intercepting; transmitting the error conditions" Litt discloses a system that can test a process over bus lines with an OCLA used to test data on a cache over a bus. (Lines 28-38 of Column 8).

Art Unit: 2114

I. Regarding the limitation of "monitoring a response to the error conditions," Litt discloses a system with a monitor of the results of the test data from the OCLA to the device under test. (Lines 45-55 of Column 8).

- 16. Regarding claim 14, Litt discloses a system with ability to test bus routing of data from the OCLA to the cache. (Lines 40-56 of Column 11).
- 17. Regarding claim 15, Litt discloses a system wherein an OCLA tests memory address problems by having faulty address call. (Lines 5-24 of Column 12).
- 18. Regarding claim 16, Litt discloses a system wherein data is sent to an OCLA and receiving data and filtering it so it can be used in the debug mode. (Lines 36-45 of Column 8).
- 19. Regarding claim 17, Litt discloses a system wherein data is sent from an OCLA and receiving data, filtering it, and using it to determine operational status of the system. (Lines 45-55 of Column 8).
- 20. Regarding claim 18, Litt discloses a system in which the results from the monitoring are used to determine the operational function of the processor. (Lines 51-54 of Column 4).
- 21. Regarding claim 19:
 - m. Regarding the limitation of "intercepting data packets," Litt discloses a system that can receive enable signals. (Lines 29-31 of Column 10).
 - n. Regarding the limitation of "creating error conditions responsive to the intercepting; transmitting the error conditions" Litt discloses a system that can test a process over bus lines with an OCLA used to test data on a cache over a bus. (Lines 28-38 of Column 8).
 - o. Regarding the limitation of "monitoring a response to the error conditions," Litt discloses a system with a monitor of the results of the test data from the OCLA to the device under test. (Lines 45-55 of Column 8).

Art Unit: 2114

22. Regarding claim 20, Litt discloses a system with ability to test bus routing of data from the OCLA to the cache. (Lines 40-56 of Column 11).

- 23. Regarding claim 21, Litt discloses a system wherein an OCLA tests memory address problems by having faulty address call. (Lines 5-24 of Column 12).
- 24. Regarding claim 22, Litt discloses a system wherein data is sent to an OCLA and receiving data and filtering it so it can be used in the debug mode. (Lines 36-45 of Column 8).
- 25. Regarding claim 23, Litt discloses a system wherein data is sent from an OCLA and receiving data, filtering it, and using it to determine operational status of the system. (Lines 45-55 of Column 8).
- 26. Regarding claim 24, Litt discloses a system in which the results from the monitoring are used to determine the operational function of the processor. (Lines 51-54 of Column 4).

Conclusion

- 27. Any inquiry concerning this communication or earlier communications from the examiner should be directed to **Tim Bonura**.
 - o The examiner can normally be reached on Mon-Fri: 8:30-5:00.
 - o The examiner can be reached at: 571-272-3654.
- 28. If attempts to reach the examiner by telephone are unsuccessful, please contact the examiner's supervisor, **Scott Baderman**.
 - o The supervisor can be reached on 571-272-3644.
- 29. The fax phone numbers for the organization where this application or proceeding is assigned are:
 - o 703-872-9306 for all patent related correspondence by FAX.

Art Unit: 2114

30. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov/. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

- 31. Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the **receptionist** whose telephone number is: **571-272-2100.**
- **32.** Responses should be mailed to:
 - o Commissioner of Patents and Trademarks

P.O. Box 1450

Alexandria, VA 22313-1450

tmb April 2, 2007

> SCOTT BADERMAN SUPERVISORY PATENT EXAMINER